



H61H2-CM

Rev : 1.0.

ECS
CONFIDENTIAL

TABLE OF CONTENTS

Page	Index	Page	Index
1	Cover Page	26	Audio - ALC892 COLAY 662
2	Block Diagram	27	Audio - CONN&HDR
3	GPIO Function Map	28	USB - PWR&CONN&HDR
4	CPU - DMI/FDI/PEG	29	SIO - IT8728 CX
5	CPU - MISC	30	FAN,COM,CASE_OPEN,THERMAL
6	CPU - DDR3	31	F_PANEL,BUZ,PS2,LPT
7	CPU - PWR	32	DC/DC 3VDUAL
8	CPU - GND	33	DC/DC V1P05_PCH,ME/V1P8_SFR
9	DDR3 - CHA DIMM1	34	DC/DC VDMM/DDR_VTT/5VDUAL
10	DDR3 - CHB DIMM1	35	DC/DC VCCSA, ATXPWR
11	DDR3 - VREF	36	DC/DC V_CPUVTT
12	PCH - DMI/PCH-PE/USB	37	DC/DC VCORE/VAXG1
13	PCH - SATA, SATA CONN	38	DC/DC VCORE/VAXG2
14	PCH - MISC, Strap Function	39	104 & STRAPPING
15	PCH - CLK IO,SMbus	40	Power Delivery
16	PCH - FDI,CLR_CMOS,ROM	41	Power Sequence, Reset Diagram
17	PCH - DVI/HDMI/VGA	42	Clock Distribution
18	PCH - PWR		
19	PCH - GND,TCM Header		
20	DVI/HDMI CONN		
21	PCIE*16,PCIE*1 Slot		
22	PCI Bridge IT8893 CX		
23	PCI Slot		
24	LAN Realtek 8111E& 8105E		
25	USBLAN Connector		

NOTE:

Design by
428971_Sugar_Bay_and_BromolowWS_PDG_Rev1_5
443554_443554_Cougar_Point_Chipset_Family_EDS_Rev_1.2

REVISION HISTORY:

Rev	Date	Notes
V.A	2010/07/29	Base on H67(H61)H2-CM MRS v1.1 2010-08-13
V.1.0	2010/10/26	1:change PWM RT8859AGQW+RT9619APS to ISL6364CRZ +ISL6612ACBZ solution ; 2:change IT8893E BX to CX; 3:change RTL8111E VB to VL version and change RTL8105E VC to VL version; 4:add Power & SI & bug solution; 5:add colay onboard TPM function;
V.1.0.	2010/12/08	1:add STP64 for METS test

1-3. Cougar Point Desktop SKUs

Feature Set	SKU Name(s)					
	Q67	Q65	B65	H67	P67	H61
PCI Express* 2.0 Ports	8	8	8	8	8	6 ⁹
PCI Interface	Yes	Yes	Yes	No ¹⁰	No ¹⁰	No ¹⁰
USB 2.0 Ports	14	14	12 ⁶	14	14	10 ⁷
Total number of SATA ports	6	6	6	6	6	4
• SATA Ports (6 Gb/s, 3 Gb/s, and 1.5 Gb/s)	2 ⁴	1 ⁵	1 ⁵	2 ⁴	2 ⁴	0
• SATA Ports (3 Gb/s and 1.5 Gb/s only)	4	5	5	4	4	4 ⁸
HDMI/DVI/VGA/DisplayPort*/eDP*	Yes	Yes	Yes	Yes	No	Yes
Integrated Graphics Support with PAVP	Yes	Yes	Yes	Yes	No	Yes
Intel® Rapid Storage Technology	AHCI	Yes	Yes	Yes	Yes	No
	RAID 0/1/5/10 Support	Yes	No	No	Yes	No
Intel® AT	Yes	Yes	No	No	No	No
Intel® AMT 7.0	Yes	No	No	No	No	No
Intel® Remote PC Assist Technology - Proactive	Yes	No	Yes	No	No	No
Intel® Remote PC Assist Technology - Reactive	No	No	Yes	Yes	No	No


NOTES:

1. Contact your local Intel Field Sales Representative for currently available PCH SKUs.
2. Table above shows feature differences between the PCH SKUs. If a feature is not listed in the table it is considered a Base feature that is included in all SKUs.
3. The PCH provides hardware support for AHCI functionality when enabled by appropriate system configurations and software drivers.
4. SATA 6 Gb/s support on port 0 and port 1. SATA ports 0 and 1 also support 3 Gb/s and 1.5 Gb/s.
5. SATA 6 Gb/s support on port 0 only. SATA port 0 also supports 3 Gb/s and 1.5 Gb/s.
6. USB ports 6 and 7 are disabled.
7. USB ports 6, 7, 12 and 13 are disabled.
8. SATA ports 2 and 3 are disabled.
9. PCIe ports 7 and 8 are disabled.
10. PCI Legacy Mode may optionally be used allowing external PCI bus support through a PCIe-to-PCI bridge. See section 5.1.9 for more details.



Elitegroup Computer Systems

Title		Cover Page
Size	Document Number	H61H2-CM
Custom	Rev	V1.0
Date:	Monday, December 20, 2010	Sheet 1 of 42





PCH-GPIO function


Pin Name	Power Well	Usage	Default Status
GPIO7	VCC3	SPI_WP0_L	GPI
GPIO9	3VSB	USB_OC_L5	Native
GPIO10	3VSB	USB_OC_L6	Native
★ GPIO12	3VSB	GP12_BOMDET4	Native
GPIO13	3VSB	LPC_PME_L	GPI
GPIO14	3VSB	USB_OC_L7	Native
GPIO16	VCC3	Reserve for TPM	GPI
GPIO23	VCC3	F_AUD_DETECT_SB	GPI
GPIO24	3VSB	PCH_SKTOCC_L	GPO
GPIO40	3VSB	USB_OC_L1	Native
GPIO41	3VSB	USB_OC_L2	Native
GPIO42	3VSB	USB_OC_L3	Native
GPIO43	3VSB	USB_OC_L4	Native
GPIO49	VCC3	Reserve for TPM	GPI
★ GPIO57	3VSB	GP57_5V_DETECT	GPI
GPIO59	3VSB	USB_OC_L0	Native
GPIO61	VCC3	LPCPD_L	Native
★ GPIO72	3VSB	GPIO72_BOMDET5	Native

SIO-GPIO function

Pin Name	Power Well	Usage	Default Status
GP16	VCC3	SIO_BEEP	
GP23	3VSB	Power LED	
GP22	3VSB	Power LED	
GP40	3VSB	+DIMM_5VDUAL_Control	
★ GP34	VCC3	RESERVE	
★ GP35	VCC3	RESERVE	
★ GP36	VCC3	RESERVE	
★ GP37	VCC3	RESERVE	




DIMM VREF CPU Control Circuit



DDR3 CH.A

9,10 DDR3_DRAMRST_L << DDR3_DRAMRST_L



DDR3 CH.B

PDG1.5(P59):
 del DIMM0;
 DIMM1 always be populated
 first.

M_DATA_A0	AJ3	SA_DQ_0
M_DATA_A1	AJ4	SA_DQ_1
M_DATA_A2	AL3	SA_DQ_2
M_DATA_A3	AL4	SA_DQ_3
M_DATA_A4	AJ2	SA_MA_4
M_DATA_A5	AJ1	SA_DQ_5
M_DATA_A6	AL1	SA_DQ_6
M_DATA_A7	AL2	SA_DQ_7
M_DATA_A8	AN1	SA_DQ_8
M_DATA_A9	AN4	SA_MA_9
M_DATA_A10	AR3	SA_DQ_10
M_DATA_A11	AR4	SA_DQ_11
M_DATA_A12	AN2	SA_DQ_12
M_DATA_A13	AR2	SA_DQ_13
M_DATA_A14	AR2	SA_DQ_14
M_DATA_A15	AR1	SA_DQ_15
M_DATA_A16	AV2	SA_DQ_16
M_DATA_A17	AW3	SA_DQ_17
M_DATA_A18	AV5	SA_DQ_18
M_DATA_A19	AU2	SA_DQ_19
M_DATA_A20	AU2	SA_DQ_20
M_DATA_A21	AU3	SA_DQ_21
M_DATA_A22	AU5	SA_DQ_22
M_DATA_A23	AV5	SA_DQ_23
M_DATA_A24	AV7	SA_DQ_24
M_DATA_A25	AU7	SA_DQ_25
M_DATA_A26	AV9	SA_DQ_26
M_DATA_A27	AU9	SA_DQ_27
M_DATA_A28	AV7	SA_DQ_28
M_DATA_A29	AW7	SA_DQ_29
M_DATA_A30	AR12	SA_DQ_30
M_DATA_A31	AY9	SA_DQ_31
M_DATA_A32	AU35	SA_DQ_32
M_DATA_A33	AW37	SA_DQ_33
M_DATA_A34	AU39	SA_DQ_34
M_DATA_A35	AW35	SA_DQ_35
M_DATA_A36	AW35	SA_DQ_36
M_DATA_A37	AY36	SA_DQ_37
M_DATA_A38	AU38	SA_DQ_38
M_DATA_A39	AU37	SA_DQ_39
M_DATA_A40	AR40	SA_DQ_40
M_DATA_A41	AR37	SA_DQ_41
M_DATA_A42	AN35	SA_DQ_42
M_DATA_A43	AN37	SA_DQ_43
M_DATA_A44	AR39	SA_DQ_44
M_DATA_A45	AR38	SA_DQ_45
M_DATA_A46	AN39	SA_DQ_46
M_DATA_A47	AN40	SA_DQ_47
M_DATA_A48	AL40	SA_DQ_48
M_DATA_A49	AL37	SA_DQ_49
M_DATA_A50	AJ38	SA_DQ_50
M_DATA_A51	AJ37	SA_DQ_51
M_DATA_A52	AL38	SA_DQ_52
M_DATA_A53	AL38	SA_DQ_53
M_DATA_A54	AJ39	SA_DQ_54
M_DATA_A55	AJ40	SA_DQ_55
M_DATA_A56	AG40	SA_DQ_56
M_DATA_A57	AG37	SA_DQ_57
M_DATA_A58	AE38	SA_DQ_58
M_DATA_A59	AE37	SA_DQ_59
M_DATA_A60	AG39	SA_DQ_60
M_DATA_A61	AG38	SA_DQ_61
M_DATA_A62	AE39	SA_DQ_62
M_DATA_A63	AE40	SA_DQ_63

M_DQS_A_P0	AK3	SA_DQS_0
M_DQS_A_P1	AP3	SA_DQS_1
M_DQS_A_P2	AW4	SA_DQS_2
M_DQS_A_P3	AV8	SA_DQS_3
M_DQS_A_P4	AV37	SA_DQS_4
M_DQS_A_P5	AP38	SA_DQS_5
M_DQS_A_P6	AK38	SA_DQS_6
M_DQS_A_P7	AF38	SA_DQS_7

M_DQS_A_N0	AK2	SA_DQS#_0
M_DQS_A_N1	AP2	SA_DQS#_1
M_DQS_A_N2	AV4	SA_DQS#_2
M_DQS_A_N3	AW8	SA_DQS#_3
M_DQS_A_N4	AV38	SA_DQS#_4
M_DQS_A_N5	AP39	SA_DQS#_5
M_DQS_A_N6	AK39	SA_DQS#_6
M_DQS_A_N7	AF39	SA_DQS#_7

BALLMAP_REV=1.4

SA_MA_0	AV27	M MA A0
SA_MA_1	AV24	M MA A1
SA_MA_2	AW24	M MA A2
SA_MA_3	AW23	M MA A3
SA_MA_4	AV23	M MA A4
SA_MA_5	AT24	M MA A5
SA_MA_6	AT23	M MA A6
SA_MA_7	AJ22	M MA A7
SA_MA_8	AV22	M MA A8
SA_MA_9	AT22	M MA A9
SA_MA_10	AV28	M MA A10
SA_MA_11	AJ21	M MA A11
SA_MA_12	AT21	M MA A12
SA_MA_13	AW22	M MA A13
SA_MA_14	AJ20	M MA A14
SA_MA_15	AT20	M MA A15

SA_WE#	AW29	M WE A L
SA_CAS#	AW30	M CAS A L
SA_RAS#	AJ28	M RAS A L

SA_BS_0	AY29	M BS A0
SA_BS_1	AW28	M BS A1
SA_BS_2	AV20	M BS A2

SA_CS#_0	AJ29	1 STP10
SA_CS#_1	AV22	1 STP15
SA_CS#_2	AW30	M CS A L3
SA_CS#_3	AJ33	M CS A L3

SA_CKE_0	AV19	1 STP11
SA_CKE_1	AT19	1 STP9
SA_CKE_2	AJ18	M CKE A3
SA_CKE_3	AV18	M CKE A3

SA_ODT_0	AY31	1 STP12
SA_ODT_1	AJ32	1 STP13
SA_ODT_2	AJ30	M ODT A2
SA_ODT_3	AW33	M ODT A3

SA_CK_0	AY25	1 STP18
SA_CK#_0	AW25	1 STP14
SA_CK_1	AJ24	1 STP22
SA_CK#_1	AJ25	1 STP20
SA_CK_2	AW27	M CLK A N2
SA_CK#_2	AY27	M CLK A N2
SA_CK_3	AW26	M CLK A N3
SA_CK#_3	AW26	M CLK A N3

SM_DRAMRST#

SA_DQS_8	AV13	SA_DQS_8
SA_DQS#_8	AV12	SA_DQS#_8


SA_ECC_CB_0	AJ12	SA_ECC_CB_0
SA_ECC_CB_1	AJ14	SA_ECC_CB_1
SA_ECC_CB_2	AW19	SA_ECC_CB_2
SA_ECC_CB_3	AY13	SA_ECC_CB_3
SA_ECC_CB_4	AJ13	SA_ECC_CB_4
SA_ECC_CB_5	AJ15	SA_ECC_CB_5
SA_ECC_CB_6	AY12	SA_ECC_CB_6
SA_ECC_CB_7	AW12	SA_ECC_CB_7

DDR_0

3 OF 10

SKT_H2_CRB

DDR3 CH.A



Desktop dosen't support ECC

Pay Attention to This Part!

M_DATA_B0	AG7	SB_DQ_0
M_DATA_B1	AG8	SB_DQ_1
M_DATA_B2	AJ8	SB_DQ_2
M_DATA_B3	AG5	SB_DQ_3
M_DATA_B4	AG6	SB_DQ_4
M_DATA_B5	AJ6	SB_DQ_5
M_DATA_B6	AJ7	SB_DQ_6
M_DATA_B7	AL7	SB_DQ_7
M_DATA_B8	AM7	SB_DQ_8
M_DATA_B9	AM10	SB_DQ_9
M_DATA_B10	AL10	SB_DQ_10
M_DATA_B11	AL10	SB_DQ_11
M_DATA_B12	AL6	SB_DQ_12
M_DATA_B13	AL9	SB_DQ_13
M_DATA_B14	AM9	SB_DQ_14
M_DATA_B15	AP7	SB_DQ_15
M_DATA_B16	AR7	SB_DQ_16
M_DATA_B17	AP10	SB_DQ_17
M_DATA_B18	AR10	SB_DQ_18
M_DATA_B19	AP6	SB_DQ_19
M_DATA_B20	AR6	SB_DQ_20
M_DATA_B21	AP9	SB_DQ_21
M_DATA_B22	AR9	SB_DQ_22
M_DATA_B23	AM12	SB_DQ_23
M_DATA_B24	AM13	SB_DQ_24
M_DATA_B25	AP13	SB_DQ_25
M_DATA_B26	AP13	SB_DQ_26
M_DATA_B27	AL12	SB_DQ_27
M_DATA_B28	AL13	SB_DQ_28
M_DATA_B29	AP12	SB_DQ_29
M_DATA_B30	AR12	SB_DQ_30
M_DATA_B31	AP12	SB_DQ_31
M_DATA_B32	AR28	SB_DQ_32
M_DATA_B33	AR29	SB_DQ_33
M_DATA_B34	AL28	SB_DQ_34
M_DATA_B35	AL29	SB_DQ_35
M_DATA_B36	AP28	SB_DQ_36
M_DATA_B37	AP29	SB_DQ_37
M_DATA_B38	AM28	SB_DQ_38
M_DATA_B39	AM29	SB_DQ_39
M_DATA_B40	AP32	SB_DQ_40
M_DATA_B41	AP31	SB_DQ_41
M_DATA_B42	AP35	SB_DQ_42
M_DATA_B43	AP34	SB_DQ_43
M_DATA_B44	AR32	SB_DQ_44
M_DATA_B45	AR31	SB_DQ_45
M_DATA_B46	AR35	SB_DQ_46
M_DATA_B47	AR34	SB_DQ_47
M_DATA_B48	AM32	SB_DQ_48
M_DATA_B49	AM31	SB_DQ_49
M_DATA_B50	AL35	SB_DQ_50
M_DATA_B51	AL32	SB_DQ_51
M_DATA_B52	AM34	SB_DQ_52
M_DATA_B53	AL31	SB_DQ_53
M_DATA_B54	AM35	SB_DQ_54
M_DATA_B55	AL34	SB_DQ_55
M_DATA_B56	AH35	SB_DQ_56
M_DATA_B57	AH34	SB_DQ_57
M_DATA_B58	AE34	SB_DQ_58
M_DATA_B59	AE35	SB_DQ_59
M_DATA_B60	AJ35	SB_DQ_60
M_DATA_B61	AJ34	SB_DQ_61
M_DATA_B62	AF33	SB_DQ_62
M_DATA_B63	AF35	SB_DQ_63

M_DQS_B_P0	AH7	SB_DQS_0
M_DQS_B_P1	AM8	SB_DQS_1
M_DQS_B_P2	AR8	SB_DQS_2
M_DQS_B_P3	AN13	SB_DQS_3
M_DQS_B_P4	AN13	SB_DQS_4
M_DQS_B_P5	AP33	SB_DQS_5
M_DQS_B_P6	AL33	SB_DQS_6
M_DQS_B_P7	AG35	SB_DQS_7

M_DQS_B_N0	AH6	SB_DQS#_0
M_DQS_B_N1	AL8	SB_DQS#_1
M_DQS_B_N2	AP8	SB_DQS#_2
M_DQS_B_N3	AN12	SB_DQS#_3
M_DQS_B_N4	AN28	SB_DQS#_4
M_DQS_B_N5	AR33	SB_DQS#_5
M_DQS_B_N6	AM33	SB_DQS#_6
M_DQS_B_N7	AG34	SB_DQS#_7

CPU10

BALLMAP_REV=1.4

SB_MA_0	AK24	M MA B0
SB_MA_1	AM20	M MA B1
SB_MA_2	AM19	M MA B2
SB_MA_3	AK18	M MA B3
SB_MA_4	AP19	M MA B4
SB_MA_5	AP18	M MA B5
SB_MA_6	AM18	M MA B6
SB_MA_7	AL18	M MA B7
SB_MA_8	AN18	M MA B8
SB_MA_9	AY17	M MA B9
SB_MA_10	AN23	M MA B10
SB_MA_11	AJ17	M MA B11
SB_MA_12	AT18	M MA B12
SB_MA_13	AR26	M MA B13
SB_MA_14	AY16	M MA B14
SB_MA_15	AV16	M MA B15

SA_CK[2]	AR25	M WE B L
SA_CK[1]	AK25	M CAS B L
SA_ODT[2]	AP24	M RAS B L

SB_BS_0	AP23	M BS B0
SB_BS_1	AM24	M BS B1
SB_BS_2	AW17	M BS B2

SB_CS#_0	AN25	1 STP5
SB_CS#_1	AN26	1 STP8
SB_CS#_2	AN25	M CS B L3
SB_CS#_3	AT26	M CS B L3

SB_CKE_0	AU16	1 STP16
SB_CKE_1	AY15	1 STP19
SB_CKE_2	AW15	M CKE B3
SB_CKE_3	AV15	M CKE B3

SB_ODT_0	AL26	1 STP2
SB_ODT_1	AP26	1 STP7
SB_ODT_2	AM26	M ODT B2
SB_ODT_3	AK26	M ODT B3

SB_CK_0	AL21	1 STP4
SB_CK#_0	AL22	1 STP6
SB_CK_1	AL20	1 STP3
SB_CK#_1	AK20	1 STP1
SB_CK_2	AL23	M CLK B P2
SB_CK#_2	AM22	M CLK B N2
SB_CK_3	AP21	M CLK B P3
SB_CK#_3	AN21	M CLK B N3

SB_DQS_8	AN16	SB_DQS_8
SB_DQS#_8	AN15	SB_DQS#_8

SB_ECC_CB_0	AL16	SB_ECC_CB_0
SB_ECC_CB_1	AM16	SB_ECC_CB_1
SB_ECC_CB_2	AP16	SB_ECC_CB_2
SB_ECC_CB_3	AR16	SB_ECC_CB_3
SB_ECC_CB_4	AL15	SB_ECC_CB_4
SB_ECC_CB_5	AM15	SB_ECC_CB_5
SB_ECC_CB_6	AR15	SB_ECC_CB_6
SB_ECC_CB_7	AP15	SB_ECC_CB_7


DDR_1


4 OF 10

SKT_H2_CRB

DDR3 CH.B

Desktop dosen't support ECC





Elitegroup Computer Systems

Title CPU - GND





Size Custom Document Number H61H2-CM Rev V1.0

Date: Monday, December 20, 2010 Sheet 8 of 42



CHANNEL A DIMM

CH_A	SA1	SA0
DIMM0	L	L
DIMM1	L	H


The processor memory controller does not have any DDR3 Data Mask (DM) signals for either channel. As a result the DM[8:0] pins of each DDR3 DIMM connector must be tied directly to ground.



CHANNEL B DIMMs





STITCHING CAPS FOR CMD, ADDR, CTL
BETWEEN CHA & CHB




CH B V SM VTT DECOUPLING CAPS

```
Design note:
DIMM: CH B BANK 2
CH B SMB ADDRESS 011
CH B SPD READ/WR: 0*A7, 0*A6
SPD=SERIAL PRESENCE DETECT
```



DIMM_VREF_CA Circuit




Layout Note:
All parts close to DDR3 Slots.

DIMM_VREF_DQ Control Mode:

Control Mode	CPU	Divide
Pz	X	V
Qz	V	V


z=a,b

Default



DIMM_VREF_DQ Control Circuit

0729
REMOVE Programmable VREFDQ circuit For PDG 1.5 update



In Sugar Bay Q series Platform, Enable TLS for vPro.

3+VSB

TLS_EN R420 1 2 1K-04-O

TLS Confidentiality:

TLS_EN (internal PD)	
H	Enable TLS
L	Disable TLS

Without TLS
no AMT, RCFG(remote Config), or RPAT.

HDA BITCLK R BU22

reserve for EMI SC35 10P-04-O

HDA_SDOUT_R 1 2 390K-04

HDA_SYNC_R 1 2 1K-04-O

HDA_RST_R_L 1 2 1K-04-O

HDA_BITCLK 1 2 1K-04-O

Integrated 1.05V SUS VRM:

INTVRMEN	
H	Enable
L	Disable

for Intel internal only

3+VSB

PCH_GP44 R421 1 2 10K-04

JTAG_CLK_FILTER:

PCH_GP44	
H	Enable
L	Bypass

On-Die PLL VR Source:


HDA_SYNC_R (internal PD)	
H	1.5V
L	1.8V

DFX TEST MODE Rings Oscillator:

PCH_GP46 (internal PU)	
H	Enable
L	Bypass

On-Die PLL VR:

ON_DIE_PLL_EN (internal PU)	
H	Enable
L	Disable



3+VSB

R438 10K-04-O

PCH_SYSPWROK R445 1 2 0-04 VR_READY 5,37

3+VSB

R458 1K-04

PWRGD MN13 2N7002-S

5,37 H_SKT0CC_L H_SKT0CC_L

PCH_SKT0CC_L 0-04-O R457 2

R456 10K-04-O

5+VSB

R477 39.2K-1-04-O

R478 7.87K-1-04-O

R441 10K-04

R465 4.7K-04-O

R450 100K-04

R429 1U-04-O

R431 1U-04-O

R433 1U-04-O

R434 1U-04-O

R435 1U-04-O

R436 1U-04-O

R437 1U-04-O

R438 1U-04-O

R439 1U-04-O

R440 1U-04-O

R441 1U-04-O

R442 1U-04-O

R443 1U-04-O

R444 1U-04-O

R445 1U-04-O

R446 1U-04-O

R447 1U-04-O

R448 1U-04-O

R449 1U-04-O

R450 1U-04-O

R451 1U-04-O

R452 1U-04-O

R453 1U-04-O

R454 1U-04-O

R455 1U-04-O

R456 1U-04-O

R457 1U-04-O

R458 1U-04-O

R459 1U-04-O

R460 1U-04-O

R461 1U-04-O

R462 1U-04-O

R463 1U-04-O

R464 1U-04-O

R465 1U-04-O

R466 1U-04-O

R467 1U-04-O

R468 1U-04-O

R469 1U-04-O

R470 1U-04-O

R471 1U-04-O

R472 1U-04-O

R473 1U-04-O

R474 1U-04-O

R475 1U-04-O

R476 1U-04-O

R477 1U-04-O

R478 1U-04-O

R479 1U-04-O

R480 1U-04-O

R481 1U-04-O

R482 1U-04-O

R483 1U-04-O

R484 1U-04-O

R485 1U-04-O

R486 1U-04-O

R487 1U-04-O

R488 1U-04-O

R489 1U-04-O

R490 1U-04-O

R491 1U-04-O

R492 1U-04-O

R493 1U-04-O

R494 1U-04-O

R495 1U-04-O

R496 1U-04-O


R497 1U-04-O

R498 1U-04-O








R499 1U-04-O

R500 1U-04-O

SPI ROM Circuit



ME Circuit




DDPC_CTRLCLK
Port C Detected (Internal PD):
Port C is Detected when High,
Port C is not Detect when Low.

DDPD_CTRLCLK
Port D Detected (Internal PD):
Port D is Detected when High,
Port D is not Detect when Low.


SDVO_CTRLCLK
Port B Detected (Internal PD):
Port B is Detected when High,
Port B is not Detect when Low.








VGA Circuit



Elitegroup Computer Systems

Title	PCH - DVI/HDMI/VGA		
Size	Document Number	H61H2-CM	
Custom		Rev V1.0	
Date:	Monday, December 20, 2010	Sheet	17 of 42





PCI-E X16 Slot SPEC.:

+VCC3/S0/3A

+V12/S0/5.5A

+3VSB/0.375A

5,14,15 SMBCLK_STBY
5,14,15 SMBDATA_STBY

14,22,24 PCIE_WAKE_L

4 PEG_TX_P0 PEG_TX_P8 C188 2 122U-X5-04 PEG_TX_C_P0

4 PEG_TX_N0 PEG_TX_N8 C182 2 122U-X5-04 PEG_TX_C_N0

4 PEG_TX_P1 PEG_TX_P9 C194 2 122U-X5-04 PEG_TX_C_P1

4 PEG_TX_N1 PEG_TX_N9 C196 2 122U-X5-04 PEG_TX_C_N1

4 PEG_TX_P2 PEG_TX_P10 C202 2 122U-X5-04 PEG_TX_C_P2

4 PEG_TX_N2 PEG_TX_N10 C205 2 122U-X5-04 PEG_TX_C_N2

4 PEG_TX_P3 PEG_TX_P11 C207 2 122U-X5-04 PEG_TX_C_P3

4 PEG_TX_N3 PEG_TX_N11 C213 2 122U-X5-04 PEG_TX_C_N3

4 PEG_TX_P4 PEG_TX_P12 C216 2 122U-X5-04 PEG_TX_C_P4

4 PEG_TX_N4 PEG_TX_N12 C219 2 122U-X5-04 PEG_TX_C_N4

4 PEG_TX_P5 PEG_TX_P13 C223 2 122U-X5-04 PEG_TX_C_P5

4 PEG_TX_N5 PEG_TX_N13 C226 2 122U-X5-04 PEG_TX_C_N5

4 PEG_TX_P6 PEG_TX_P14 C240 2 122U-X5-04 PEG_TX_C_P6

4 PEG_TX_N6 PEG_TX_N14 C238 2 122U-X5-04 PEG_TX_C_N6

4 PEG_TX_P7 PEG_TX_P15 C246 2 122U-X5-04 PEG_TX_C_P7

4 PEG_TX_N7 PEG_TX_N15 C248 2 122U-X5-04 PEG_TX_C_N7

4 PEG_TX_P8 PEG_TX_P16 C254 2 122U-X5-04 PEG_TX_C_P8

4 PEG_TX_N8 PEG_TX_N16 C257 2 122U-X5-04 PEG_TX_C_N8

4 PEG_TX_P9 PEG_TX_P17 C263 2 122U-X5-04 PEG_TX_C_P9

4 PEG_TX_N9 PEG_TX_N17 C264 2 122U-X5-04 PEG_TX_C_N9

4 PEG_TX_P10 PEG_TX_P18 C266 2 122U-X5-04 PEG_TX_C_P10

4 PEG_TX_N10 PEG_TX_N18 C270 2 122U-X5-04 PEG_TX_C_N10

4 PEG_TX_P11 PEG_TX_P19 C284 2 122U-X5-04 PEG_TX_C_P11

4 PEG_TX_N11 PEG_TX_N19 C275 2 122U-X5-04 PEG_TX_C_N11

4 PEG_TX_P12 PEG_TX_P20 C292 2 122U-X5-04 PEG_TX_C_P12

4 PEG_TX_N12 PEG_TX_N20 C301 2 122U-X5-04 PEG_TX_C_N12

4 PEG_TX_P13 PEG_TX_P21 C310 2 122U-X5-04 PEG_TX_C_P13

4 PEG_TX_N13 PEG_TX_N21 C316 2 122U-X5-04 PEG_TX_C_N13

4 PEG_TX_P14 PEG_TX_P22 C330 2 122U-X5-04 PEG_TX_C_P14

4 PEG_TX_N14 PEG_TX_N22 C325 2 122U-X5-04 PEG_TX_C_N14

4 PEG_TX_P15 PEG_TX_P23 C337 2 122U-X5-04 PEG_TX_C_P15

4 PEG_TX_N15 PEG_TX_N23 C333 2 122U-X5-04 PEG_TX_C_N15

Change to .122U-X7-04

PCI-E X16

PCIEX16X

KEY

PCIEX16-BK

Change to .122U-X7-04

PCI-E X1 Slot SPEC.:

+VCC3/S0/3A

+V12/S0/0.5A

+3VSB/0.375A

SMBCLK_STBY
SMBDATA_STBY

12 PEX1A_TX_P4 PEX1A_TX_P8 C191 .1U-X7-04 PEX1A_TX_C_P4

12 PEX1A_TX_N4 PEX1A_TX_N8 C192 .1U-X7-04 PEX1A_TX_C_N4

12 PEX1A_TX_P4 PEX1A_TX_P8 C191 .1U-X7-04 PEX1A_TX_C_P4

12 PEX1A_TX_N4 PEX1A_TX_N8 C192 .1U-X7-04 PEX1A_TX_C_N4

12 PEX1A_TX_P4 PEX1A_TX_P8 C191 .1U-X7-04 PEX1A_TX_C_P4

12 PEX1A_TX_N4 PEX1A_TX_N8 C192 .1U-X7-04 PEX1A_TX_C_N4

12 PEX1A_TX_P4 PEX1A_TX_P8 C191 .1U-X7-04 PEX1A_TX_C_P4

12 PEX1A_TX_N4 PEX1A_TX_N8 C192 .1U-X7-04 PEX1A_TX_C_N4

12 PEX1A_TX_P4 PEX1A_TX_P8 C191 .1U-X7-04 PEX1A_TX_C_P4

12 PEX1A_TX_N4 PEX1A_TX_N8 C192 .1U-X7-04 PEX1A_TX_C_N4

12 PEX1A_TX_P4 PEX1A_TX_P8 C191 .1U-X7-04 PEX1A_TX_C_P4

12 PEX1A_TX_N4 PEX1A_TX_N8 C192 .1U-X7-04 PEX1A_TX_C_N4

12 PEX1A_TX_P4 PEX1A_TX_P8 C191 .1U-X7-04 PEX1A_TX_C_P4

12 PEX1A_TX_N4 PEX1A_TX_N8 C192 .1U-X7-04 PEX1A_TX_C_N4

12 PEX1A_TX_P4 PEX1A_TX_P8 C191 .1U-X7-04 PEX1A_TX_C_P4

12 PEX1A_TX_N4 PEX1A_TX_N8 C192 .1U-X7-04 PEX1A_TX_C_N4

12 PEX1A_TX_P4 PEX1A_TX_P8 C191 .1U-X7-04 PEX1A_TX_C_P4

12 PEX1A_TX_N4 PEX1A_TX_N8 C192 .1U-X7-04 PEX1A_TX_C_N4

12 PEX1A_TX_P4 PEX1A_TX_P8 C191 .1U-X7-04 PEX1A_TX_C_P4

12 PEX1A_TX_N4 PEX1A_TX_N8 C192 .1U-X7-04 PEX1A_TX_C_N4

12 PEX1A_TX_P4 PEX1A_TX_P8 C191 .1U-X7-04 PEX1A_TX_C_P4

12 PEX1A_TX_N4 PEX1A_TX_N8 C192 .1U-X7-04 PEX1A_TX_C_N4

12 PEX1A_TX_P4 PEX1A_TX_P8 C191 .1U-X7-04 PEX1A_TX_C_P4

12 PEX1A_TX_N4 PEX1A_TX_N8 C192 .1U-X7-04 PEX1A_TX_C_N4

12 PEX1A_TX_P4 PEX1A_TX_P8 C191 .1U-X7-04 PEX1A_TX_C_P4

12 PEX1A_TX_N4 PEX1A_TX_N8 C192 .1U-X7-04 PEX1A_TX_C_N4

12 PEX1A_TX_P4 PEX1A_TX_P8 C191 .1U-X7-04 PEX1A_TX_C_P4

12 PEX1A_TX_N4 PEX1A_TX_N8 C192 .1U-X7-04 PEX1A_TX_C_N4

12 PEX1A_TX_P4 PEX1A_TX_P8 C191 .1U-X7-04 PEX1A_TX_C_P4

12 PEX1A_TX_N4 PEX1A_TX_N8 C192 .1U-X7-04 PEX1A_TX_C_N4

12 PEX1A_TX_P4 PEX1A_TX_P8 C191 .1U-X7-04 PEX1A_TX_C_P4

12 PEX1A_TX_N4 PEX1A_TX_N8 C192 .1U-X7-04 PEX1A_TX_C_N4

12 PEX1A_TX_P4 PEX1A_TX_P8 C191 .1U-X7-04 PEX1A_TX_C_P4

12 PEX1A_TX_N4 PEX1A_TX_N8 C192 .1U-X7-04 PEX1A_TX_C_N4

12 PEX1A_TX_P4 PEX1A_TX_P8 C191 .1U-X7-04 PEX1A_TX_C_P4

12 PEX1A_TX_N4 PEX1A_TX_N8 C192 .1U-X7-04 PEX1A_TX_C_N4

12 PEX1A_TX_P4 PEX1A_TX_P8 C191 .1U-X7-04 PEX1A_TX_C_P4

12 PEX1A_TX_N4 PEX1A_TX_N8 C192 .1U-X7-04 PEX1A_TX_C_N4

12 PEX1A_TX_P4 PEX1A_TX_P8 C191 .1U-X7-04 PEX1A_TX_C_P4

12 PEX1A_TX_N4 PEX1A_TX_N8 C192 .1U-X7-04 PEX1A_TX_C_N4



PCI-E X1 A

PCIEX1X 1


KEY

PCIEX1-BK


Change to .122U-X7-04




PCI-E X1 A Decoupling Cap.



Between PEX16 & PEX1A



PCI-E X16 Decoupling Cap.



Between PEX1A & PCI

Elitegroup Computer Systems

Title: PCIE*16,PCIE*1 Slot

Size: Document Number H61H2-CM

Date: Monday, December 20, 2010 Sheet 21 of 42

```
PCIE CLK PCB layout note:
To meet Differential Impedance :100 ohm +/- 15%
To meet Single-ended Impedance :50 ohm +/- 15%
CLKP and CLKN trace width:7 mils
Space between CLKP and CLKN:14 mils
L1 & L2 height:5 mils
The signal traces Number of vias: 4 (Max.)
The signal trace above analog GND plane
Spacing from other groups:>25 mils
Total trace length: 12 inches (Max.)
The size of R4;R5 is "0402"
The size of R6;R7 is "0402"
```

```

P/DON PCB layout note:
Initial Impedance :85 ohm +/- 15%
Suggested Impedance :50 ohm +/- 15%
IN trace width:9.5 mils
IN trace width:9.5 mils
P/P/DIN and DOP/DON:14.5 mils
5 mils
Number of vias: 2 (Max.)
Keep above analog GND plane
Other groups:>25 mils
Length: 12 inches (Max.)
C25 is "0402"

```

For BX legacy mode

PCI slot

RN14

0-8P4R-04-0

INTA_L 1 2 INTA_L

INTB_L 3 4 INTB_L

INTC_L 5 6 INTD_L

INTD_L 7 8 INTC_L

INTA_L 12

INTB_L 12

INTD_L 12

INTC_L 12

PCH

P1R0

+VCCP_AUX

R267





04-0

+VCC3

22 AD[31..0] <<> AD[31..0]
 22 C_BE_L[3..0] <<> C_BE_L[3..0]
 22 GNT0_L <<> GNT0_L
 22 GNT1_L <<> GNT1_L
 22 REQ0_L <<> REQ0_L
 22 REQ1_L <<> REQ1_L
 22 INTA_L <<> INTA_L
 22 INTB_L <<> INTB_L
 22 INTC_L <<> INTC_L
 22 INTD_L <<> INTD_L
 22 PPAR <<> PPAR
 22 DEVSEL_L <<> DEVSEL_L
 22 IRDY_L <<> IRDY_L
 22 PME_L <<> PME_L
 22 SERR_L <<> SERR_L
 22 STOP_L <<> STOP_L
 22 LOCK_L <<> LOCK_L
 22 TRDY_L <<> TRDY_L
 22 PERR_L <<> PERR_L
 22 FRAME_L <<> FRAME_L
 22 PCIRST_L <<> PCIRST_L
 22 PCICLK0 <<> PCICLK0
 22 PM66EN <<> PM66EN






PCI Slot:
 +VCC/S0/5A
 +VCC3/S0/7.6A
 +V12/S0/0.5A
 +3VSB/0.375A

PCI Slot:
 +VCC/S0/5A
 +VCC3/S0/7.6A
 +V12/S0/0.5A
 +3VSB/0.375A



IDSEL=AD16
 INT[A,B,C,D]
 Legacy mode from PCH
 INT[A,B,C,D]

IDSEL=AD17
 INT[B,C,D,A]
 Legacy mode from PCH
 INT[B,C,D,A]






Elitegroup Computer Systems

Title: **PCI Slot**


Size Custom: Document Number **H61H2-CM** Rev **V1.0**

Date: Monday, December 20, 2010 Sheet 23 of 42



08-403-475170

POWER IND.4.7uH.10%.1.9A.80m OHM....SMD.4.5*4*3.2mm.FP10403F-4R7K....LEAD-FREE (RoHS/HF) .TAI-TECH





The power inductor SPEC.

L(uH)/tolerance	ESR(ohm) @ 1MHz	Max IDC (mA)
2.2 or 4.7 / <20%	Below 0.8	> 600

Short Pad select

Value	Footprint	Width(min)	Current
Short PAD-04	r0402-short-nmnp	8mil	200mA
Short PAD-06	r0603-short-nmnp	12mil	300mA
Short PAD-08	r0805-short-nmnp	25mil	625mA
Short PAD-12	r1206-short-nmnp	30mil	750mA

Note: The Footprint add nmnp is add SOLDER-MASK on the pad



BOM Difference

	RTL8111E-GR 1000M	RTL8105E-GR 10/100M
Ca	RTL8111E-VL-GR	RTL8105E-VL-GR
Cb	V	X
Cc	USBX2-LAN-1000	USBX2-LAN-100
Cd	V	X
Ce	V	X

BOM Different between RTL8111E,RTL8105E:

For RTL8111E-VB

* C73 to C257 are for VDD10 pins-- 3, 6, 9, 13, 29, 41, 45.

For RTL8105E-VB

* C73 to C44 are for VDD10 pins-- 3, 13, 29, 45.

For RTL8105E-VC

* C73 to C69 are for VDD10 pins-- 13, 29, 45.

BOM Different between RTL8111E,RTL8105E:

For RTL8111E-VB




* C81 to C86 are for VDD33 pins-- 12, 27, 39, 42, 47, 48.



For RTL8105E-VB

* C81 to C87 are for VDD33 pins-- 27, 39, 42, 47, 48.


For RTL8105E-VC

* C81 to C80 are for VDD33 pins-- 27, 39, 47, 48.






	ALC892	ALC662	VT1705
Ca	V	X	X
Cb	V	X	X
Cc	V	X	X
Cd	ALC892-GR	ALC662-VC-GRS	VT1705
Ce	1K-04	75-04	0-04
Cf	AUDIO-26P	AUDIO-3P-HDA	AUDIO-3P-HDA
Cg	V	X	X
Ch	X	V	X
Ci	4.7U-X5-08	10U-25DE	10U-25DE
Cj	X	V	V
Ck	V	X	X
Cl	X	V	V
Cm	V	X	X
Cn	X	V	V
Co	V	X	X
Cp	V	V	X
Cq	4.7U+1K	4.7U+1K	10U+16ohm
Cr	75-04	75-04	16-04
Cs	20K-1-04	20K-1-04	5.1K-1-04
Ct	4.7K-04 (2-3)	4.7K-04 (2-3)	3.3K-04 (1-2)
Cu	2.2K-04	2.2K-04	3.3K-04
Cv	FB120	FB120	FB60
Cw	22K-04 (*2)	22K-04 (*2)	X
Cx	100u+75	100u+75	10U+32ohm




USB POWER CIRCUIT.


5,14,25,29,33,34,35 SLP3_L >> SLP3_L




uP7536 Enable use	RJA	S4/S5 USB_5V_DUAL	Customer
VDIMM	0ohm (1-2)	0 Volt	FDR: may be reserved TF: W/USB_5V_DUAL S4/S5 W/USB_5V_DUAL
+3VSB	1K (2-3)	5 Volt	








REAR SIDE 2 PORTS ON SINGLE USB CONN.




FRONT SIDE 6 PORTS ON USB Header







1. *Journal of the American Medical Association*, 277: 1025-1030, 1997.




SYS FAN 4-PIN Circuit




CPU FAN 4-PIN Circuit




CASE Open Circuit




COM RI# Wake Up Circuit




Thermal Sense



COM Header Circuit



COM Rear I/O Circuit








Elitegroup Computer Systems

FAN, COM, CASE_OPEN, THERM

Size: Document Number **H61H2-CM** Rev **V1.0**

Date: Monday, December 20, 2010 Sheet 30 of 42



China-one PWR_LED SPEC

SYSTEM STATUS	SIGNAL-PWR_LED
NORMAL	STEADY_GREEN
S1	GREEN_BLINKING
S3,S4,S5	OFF

Intel GLED0 GLED1



Elitegroup Computer Systems

F_PANEL, BUZ, PS2, LPT

Document Number **H61H2-CM**

Date: Monday, December 20, 2010 Sheet 31 of 42

EuP Lot6 Power Saving Circuit



add R51 to Fix EUP enable STBY drop
V1.0:因1M會跟MOS內阻分壓導致5VSB_CTRL_X_L位準偏低造成漏電



Layout Note:
Close to ATX 24P2R Connector.


EuP Lot6 2013 0.5W:

PWR STATE	+5VSB Source
S0	+PS_5VSB
S3	+PS_5VSB
S4	OFF
S5	OFF

* China one Enery Saving Spec

Customer	S3	S5
TF	< 0.4A	< 0.18A
FDR	< 0.3A	< 0.15A

+3VSB Circuit




* 02-347-183840: 0.74W
IC REG.RT9183-33GGF...SOT-223(F-TYPE).
3.3V.1.5A....LEAD-FREE(RoHS/HF).RICHTER
XX-XXX-XXXXXX: 1.333W
RT9183-33GLF TO-252

3VSB Non-EuP Lot6 Mode:




Power Name	Current
4 Slots	0.375 X4 = 1.5A
LAN	16m + 49m = 65mA
PCH	123mA
TPM(WPCT210)	50mA
EPW	16mA
SPI	mA
SIO	mA
Total Current	< 1.75A

Del PCH_MEPWROK Circuit

del 3VDual ,VCC3_EPW control

[illegible]

V1P8_SFR (1.5A max)




V1.0: 若有沒用到的OP請如下圖接法，
input pin通過short pad短路後共同下地，
output pin則NC


del 1.05V ME power

V1P05_ME


VDIMM



DDR_VTT



DIMM_5VDUAL



	S5	S0	S3
5VAUX_SW	0	0	1
GPIO40_S4S5	1	1	0
+DIMM_5VDUAL	0	VCC	+5VSB




Elitegroup Computer Systems

Title	DC/DC VDIMM/DDR_VTT/5VDUAL		
Size	Document Number	H61H2-CM	
Custom			
Date:	Monday, December 20, 2010	Sheet	34 of 42


+V_SA

VCCSA voltage selection


VID	+V_SA
0	0.925V
1	0.85V




ATX Power 24PIN



OUTPUT	Minimum Current (A)
+12V V1DC1	0.1
+12V V1DC2	0.5 (CPU)
+5 VDC	0.2
+3.3 VDC	0.1
-12 VDC	0
+5 VSB	0




VCCSA Sequence



Elitegroup Computer Systems

Title	DC/DC VCCSA, ATXPWR		
Size	Document Number	H61H2-CM	
Custom		Rev V1.0	
Date:	Monday, December 20, 2010	Sheet	35 of 42

VCCIO voltage selection	
VTT_SEL	V_CPUVTT
low	1V
high	1.05V



Soft-start計算公式

$$t_{SS} = \frac{V_{SREF} \cdot C_{SOFT}}{I_{SS}} \quad (EQ. 1)$$

Where:

- I_{SS} is the soft-start current source at the 20 μ A limit
- V_{SREF} is the buffered V_{REF} reference voltage

Vout計算公式

TABLE 2. ISL95870B VID TRUTH TABLE

VID STATE		RESULT			
VID1	VID0	CLOSE	V_{SREF}	V_{OUT}	
1	1	SW0	V_{SET1}	V_{OUT1}	
1	0	SW1	V_{SET2}	V_{OUT2}	
0	1	SW2	V_{SET3}	V_{OUT3}	
0	0	SW3	V_{SET4}	V_{OUT4}	

Equations 21, 22, 23 and 24 give the specific V_{SET} equations for the ISL95870B setpoint reference voltages.

The ISL95870B V_{SET1} setpoint is written as Equation 21:
 $V_{SET1} = V_{REF}$ (EQ. 21)

The ISL95870B V_{SET2} setpoint is written as Equation 22:
 $V_{SET2} = V_{REF} \cdot \left(1 + \frac{R_{SET1}}{R_{SET2} + R_{SET3} + R_{SET4}}\right)$ (EQ. 22)

The ISL95870B V_{SET3} setpoint is written as Equation 23:
 $V_{SET3} = V_{REF} \cdot \left(1 + \frac{R_{SET1} + R_{SET2}}{R_{SET3} + R_{SET4}}\right)$ (EQ. 23)

The ISL95870B V_{SET4} setpoint is written as Equation 24:
 $V_{SET4} = V_{REF} \cdot \left(1 + \frac{R_{SET1} + R_{SET2} + R_{SET3}}{R_{SET4}}\right)$ (EQ. 24)








FIGURE 10. ISL95870B VOLTAGE PROGRAMMING CIRCUIT

Frequency selection	
F (Hz)	FSEL
300K	Directly to GND
500K	Floating
600K	100K ohm to GND
1M	Pull-up to VCC









For VR READY Power On Sequence




**ISL6625明天Q1底才有sample,先用ISL6612CB.

0.65~1.3V
MAX 112A
Tdc 85 A
MIN 0.5 A



Stuff for ISL6612,
Open for ISL6625.

Open for ISL6612,
Stuff for ISL6625.



PCH Strap Pin




Pin Name	Usage	Default Status
SPKR	No Reboot	20K internal pull-down · No Reboot Mode with TCO Disabled:
INIT3_3V#	Reserved	20K internal pull-up · intend for Firmware Hub.
GNT[3]#/GPIO[55]	Disable Top-Block Swap	20K internal pull-up · “topblock swap” mode Disable
INTVRMEN	Enable Integrated 1.05V VRM	Need External Pull-up · Integrated 1.05V VRM Enable
GNT1# /GPIO51	Boot BIOS Strap bit [1] BBS[1]	20K internal pull-up · The default flash selection is the SPI flash.All
SATA1GP / GPIO19	Boot BIOS Strap bit[0] BBS[0]	20K internal pull-up · The default flash selection is the SPI flash.All
HDA_SDO	Flash Descriptor Security Override/ ME	Internal pull-down. The security measures defined in the Flash Descriptor will be in effect(default)
DF_TVS	Enable DMI termination voltage	This signal has a weak internal pull-down.
GPIO28	Eable On-Die PLL Voltage Regulator	The On-Die PLL voltage regulator is enabled
HDA_SYNC	On-Die PLL Voltage Regulator Voltage Select 1.8V	20K internal pull-down.On Die PLL VR is supplied by 1.5 V when sampled high, 1.8 V when sampled low.
GPIO15	Enable TLS Confidentiality	Intel Management Engine Crypto Transport Layer Security (TLS) cipher suite with no confidentiality.

Table 7-1. Power On Strapping Options


	Symbol	Strapping Event	Value	Description
JP2 Pin 122	Flashseg1_EN	Internal VCC-OK/ LRESET#	1	Disable
			0	Enable Flash I/F Address Segment FFF8_0000 ~ FFFF_FFFF & 000E_0000 ~ 000F_FFFF
JP4 Pin 126	K8PWR_EN	Internal VCC-OK	1	Disable K8 power sequence function
			0	Enable K8 power sequence function
JP3,JP5 Pin 124 & Pin 46	FAN_CTL_SE L	Internal VCC-OK	11	The default value of EC Index 63h/6Bh/73h is 80h.
			10	The default value of EC Index 63h/6Bh/73h is FFh.
			01	The default value of EC Index 63h/6Bh/73h is 00h.
			00	The default value of EC Index 63h/6Bh/73h is 40h.

15-Y84-011090 PCB M/B.H61H2-CM.V1.0 (.)244*200*1.6mm.4L..LEAD-FREE.GREEN.OSP.GE1

V1.0: update hole, del pin9, and use pin1



20-120-Y84000
20-120-Y84001



ATX P/S WITH 1A STBY CURRENT				
5VSB	5V	3.3V	12V	-12V
+/-5%	+/-5%	+/-5%	+/-5%	+/-5%

ATX4P
12V
+/-5%

Switching RT8859A 3+1 phases

Switching ISL95870B 1 phase

Switching RT8116

DDR3 DIMM (2) 1333MHz	
VDDQ	7.5A_S0
	0.5A_S3
V_SM_VTT	0.5A_S0

Linear LM324

LDO APL5336

Linear LM324

Intel Sandy Bridge CPU		
VCCP	V1D 0.25~1.52V	85A(95W)
VAXG	V1D 0.25~1.52V	25A
VTT	1.05V(1V)	8.5A
VCC_SA	0.925V(0.85V)	8.8A
VCCPLL	1.8V	1A
VDDQ	1.5V	4.5A

Intel Cougar Point (TDP 5.5W)		
V_PROC_IO	1.05V	1mA
VccDMI	1.05V	0.057A
VccCORE	1.05V	1.6A
VccIO	1.05V	4.07A
VccADPLL	1.05V	0.1A
VccADPLL	1.05V	0.1A
VccCLKDMI	1.05V	0.02A
VccSSC	1.05V	0.105A
VccDIFFCLKN	1.05V	0.055A
VccASW(ME)	1.05V	1.61A
VccDFTERM	1.8V	0.2A
VccVRM	1.8V	0.159A
Vcc3_3	3.3V	0.409A
VccADAC	3.3V	0.068A
VccSPI	3.3V	0.02A
VccDSW3_3	3.3V	0.003A
VccSUS3_3	3.3V	0.097A
VccSUS3_3	3.3V	0.01A
VccRTC	3.3V	6uA(G3)
V5REF	5V	1mA
V5REF_SUS	5V	1mA

Fans * 3
12V_200mA

SPI
VCC3_30mA

CRT
VCC_1A fuse


DVI
VCC3_0.5A fuse x 1

Battery 3V

REALTEK LAN		
VDD3P3	3.3V	70mA
VDD1P0	1.05V	300mA
CTRL1P0 internal LVR Output		

SUPER I/O IT8728		
3VSB	3.3V	TBD
VCC3	3.3V	TBD
BAT 3.3V	3.3V	TBD

AUDIO ALC662-VC		
DVDD 3.3V	3.3V	23mA
AVDD	5V	38mA




NOTE:

Sugar Bay Platform has two clock mode:

1.Integrated Clock Mode (Generate by PCH)

2.Buffer Through Mode (Generate by Clock Gen.)

H61H2-CM use integrated clock mode



Elitegroup Computer Systems

Title			Clock Distribution
Size	Document Number	H61H2-CM	
Custom		Rev	V1.0
Date:	Monday, December 20, 2010	Sheet	42 of 42